A leading semiconductor company is seeking a CPU Physical Design Timing Engineer to join their team in Cambridge. The role involves defining and developing CPU timing closure, engaging in timing analysis, and collaborating with cross-disciplinary teams to enhance performance, energy efficiency, and scalability. Ideal candidates possess strong experience in STA tools and scripting languages, with a commitment to professional growth and teamwork.
#J-18808-Ljbffr