🌿 Back to all jobs

🥝 Design Verification Engineer

Tessolve Semiconductor Private Limited | Bengaluru, India | Posted May 23, 2026

Job Description

- IP verification Using SV/UVM - SOC Verification using C/SV - Third Party VIP Integration - Interconnect Protocols: AHB, AXI, APB - SOC Interfaces: GPIO, SPI, I2C, UART (4+) - High Speed Serial Interfaces: PCIe Gen 3/4 or USB or MIPI (7+) - Memory Interfaces: DDR or HBM I/O (10+) - Coverage Closure: Code, Functional and Toggle - Tools: Synopsys VCS or Cadence Incsive - Technical Documentation: Testbench Specification, Test Plan Specification - Foundry Porting Experience: Technology Library Conversion Related Changes Verification

Apply for This Position

Submit Application