BSc in HW engineering or Electronics engineering
0-5 years of experience in Advanced ASIC RTL Design (not verification component)
Knowledge in: Verilog & simulation, perl & TCL scripts, Linux
Experience in processor design or memory subsystem design
Experience in low power technics in RTL level